Timetable

Title Type Location Serial Start End All Day
Lecture Lecture E1 5 029 1 17.01.25 17.01.25 No 
Project Session Project Session E1 5 029 2 20.11.24 20.11.24 No 
L3 Accelerator Classification Part 2 Lecture E1 5 029 1 15.11.24 15.11.24 No 
L2 Accelerator Classification Part 1 Lecture E1 5 029 1 08.11.24 08.11.24 No 
PS2 HW Design Tools, Debuggers Etc Project Session E1 5 029 2 06.11.24 06.11.24 No 
PS8 Open Project Kickoff Project Session E1 5 029 2 18.12.24 18.12.24 No 
PS7 Memory Models Project Session E1 5 029 2 11.12.24 11.12.24 No 
Project Session Project Session E1 5 029 2 08.01.25 08.01.25 No 
PS1 Verilog & Project Primer Project Session E1 5 029 2 30.10.24 30.10.24 No 
L5 Software Resources Lecture E1 5 029 1 29.11.24 29.11.24 No 
Privacy Policy | Legal Notice
If you encounter technical problems, please contact the administrators.