

# System Architecture


## Summer Semester 2023 – Recap

Jan Reineke  
Universität des Saarlandes

# Reminder - Exam Registration

- Final Exam: July 25, 2023, 10:00-12:00
- Registration in LSF: July 19, 2023 (Today!)



# 1. Boolean Calculus



# 1. Boolean Calculus – Key Items

- Partial and total Boolean functions
- Truth tables, On-Set, Off-Set
- Boolean algebra, axioms, laws, duality principle
- Boolean expressions, syntax, semantics
- Literals, monomials, polynomials
- (Canonical) disjunctive/conjunctive normal form

# 2. PLAs and Logic Synthesis




Example:

$$f(x_1, x_2, x_3, x_4)$$

$$= x_1 x_2$$

$$+ x_1' x_2' x_3'$$

$$+ x_1 x_2' x_3' x_4$$



## 2. PLAs and Logic Synthesis – Key Items

- n-type and p-type transistors
- Programmable Logic Arrays (PLAs)
- Implementation of monomials and polynomials in PLAs
- Cost of monomials and polynomials
- Two-level logic minimization, and the corresponding covering problem on the hypercube

# 3. Implicants and Prime Implicants

An **implicant of  $f$**  is a monomial  $q$  with  $\psi(q) \leq f$ .  
A **prime implicant of  $f$**  is a maximal implicant  $q$  of  $f$ .

*Theorem (Quine):*

Every minimal polynomial  $p$  of a Boolean function  $f$  consists only of prime implicants of  $f$ .

*Theorem (Implicants):*

A monomial  $m$  is an implicant of  $f$  if and only if, either

- $m$  is a minterm of  $f$ , or
- $m \cdot x$  and  $m \cdot x'$  are implicants of  $f$  for a variable  $x$  that does not occur in  $m$ .

Thus:  $m \in \text{Implicant}(f) \Leftrightarrow [m \in \text{Minterm}(f)] \vee [m \cdot x, m \cdot x' \in \text{Implicant}(f)]$

# 3. Implicants and Prime Implicants – Key Items

- Implicants and prime implicants
- Minimal polynomial
- Theorem of Quine
- Characterization of implicants



# 4. Quine/McCluskey Algorithm

Quine-Prime-Implicants( $f: \mathbf{B}^n \rightarrow \mathbf{B}$ )

$L_0 := \text{Minterm}(f)$

$i := 1$

$\text{Prime}(f) := \emptyset$

while ( $L_{i-1} \neq \emptyset$ ) and ( $i \leq n$ )

$L_i := \{m \mid |m|=n-i, m \cdot x \text{ and } m \cdot x' \text{ are in } L_{i-1} \text{ for some } x\}$

$P_i := \{m \mid m \in L_{i-1} \text{ and } m \text{ is not covered by any } m' \in L_i\}$

$\text{Prime}(f) := \text{Prime}(f) \cup P_i$

$i:=i+1$

return  $\text{Prime}(f) \cup L_{i-1}$

Quine's algorithm

McCluskey's  
Improvement

Compare only those monomials

- that contain the same variables, and
- whose number of positive literals differs by one.

# 4. Quine/McCluskey Algorithm

Matrix-covering problem

## 1. Reduction Rule:

Remove from the prime implicant table  $\mathbf{PIT}(f)$  all essential prime implicants and all minterms that are covered by these prime implicants.

## 2. Reduction Rule:

Remove all minterms from the prime implicant table  $\mathbf{PIT}(f)$  that dominate another minterm in  $\mathbf{PIT}(f)$ .

## 3. Reduction Rule

Remove all prime implicants from the prime implicant table  $\mathbf{PIT}(f)$  that are dominated by other prime implicants that are not more expensive.

## 4. Quine/McCluskey Algorithm – Key Items

- Quine's algorithm
- McCluskey's improvement
- Correctness and complexity of the Quine-McCluskey algorithm
- The matrix covering problem
- Three reduction rules
  - Essential prime implicants
  - Column domination
  - Row domination
- Cyclic covering problems, Petrick's method

# 5. Combinatorial Circuits

## Logic gates

$i_2$	$i_1$	$AND_2$
0	0	0
0	1	0
1	0	0
1	1	1

$i_2$	$i_1$	$OR_2$
0	0	0
0	1	1
1	0	1
1	1	1

$i$	$NOT$
0	1
1	0



also:




$i_2$	$i_1$	$NAND_2$
0	0	1
0	1	1
1	0	1
1	1	0

$i_2$	$i_1$	$NOR_2$
0	0	1
0	1	0
1	0	0
1	1	0

$i_2$	$i_1$	$XOR_2$
0	0	0
0	1	1
1	0	1
1	1	0

## Circuits and their Formalization

“acyclic graph”



The **hardware cost**  $C(C)$  of a circuit  $C$  is its number of gates  $|I| = |V \setminus (\{0, 1\} \cup \{x_1, \dots, x_n\})|$ .

The **depth**  $depth(C)$  of a circuit  $C$  is the maximal number of gates on a path from an arbitrary input  $x_i$  to an arbitrary output  $y_j$  of  $C$ .

# 5. Combinatorial Circuits – Key Items

- Logic gates, cell library
- Circuits
- Semantics of circuits
- Concrete and symbolic simulation
- Cost and depth of circuits
- Hierarchical circuits
- Circuits vs Boolean functions
- Implementation or associative operations

# 6. Number Representations

## Questions:

1. How to represent *natural numbers*?
2. How to represent *integers*?  
*Challenge*: negative numbers
3. How to represent *rational numbers*?
4. How to represent *very large*  
and *very small numbers*?

} fixed-point numbers

} floating-point numbers

Binary numbers:  $\langle d_n d_{n-1} \dots d_0 \rangle := \sum_{i=0, \dots, n} d_i \cdot 2^i$

Two's complement:  $[d_n d_{n-1} \dots d_0]_2 := \sum_{i=0, \dots, n-1} d_i \cdot 2^i - d_n \cdot 2^n$

Fixed-point numbers:  $[d_n d_{n-1} \dots d_0, d_{-1} \dots d_{-k}]_2 := \sum_{i=-k, \dots, n-1} d_i \cdot 2^i - d_n \cdot 2^n$


Floating-point numbers: sign, exponent, mantissa

# 6. Number Representations – Key Items


- Numerals (digits), binary, decimal, hexadecimal
- Positional numeral system
- Natural numbers
- Signed-magnitude representation, One's complement, Two's complement
- Fixed-point numbers
- Floating-point numbers

# 7. Arithmetic Circuits: Adders


## Definition of an Adder



## Half and Full adders



## Ripple-carry Adders



$$C(RC_n) = n \cdot C(FA) = 5n$$

$$\text{depth}(RC_n) = 3 + 2(n-1)$$



# 7. Arithmetic Circuits: Adders


*Lower bounds for adders!*

$$C(+_n) \geq 2n, \quad \text{depth}(+_n) \geq \log(n) + 1$$

Conditional-Sum Adder

“Upper half”

“Lower half”



$$\text{depth}(\text{CSA}_n) = 3 \log_2 n + 3$$

$$C(\text{CSA}_n) = 10n^{\log 3} - 3n - 2$$

# 7. Arithmetic Circuits: Adders

Let  $M$  be a set and  $\circ : M \times M \rightarrow M$  an associative operation.  
 The **parallel prefix sum**  $PP^n : M^n \rightarrow M^n$  is defined as follows:

$$PP^n(x_{n-1}, \dots, x_0) = (x_{n-1} \circ x_{n-2} \dots \circ x_0, \dots, x_1 \circ x_0, x_0)$$

$$\text{depth}(PP^n) < (2 \cdot \log_2 n) \cdot \text{depth}(o)$$

$$C(PP^n) < 2n \cdot C(o)$$

**Generated carry**  $g_{j,i}$  from  $i$  to  $j$ :


$c_j = 1$  independently of  $c_{i-1}$ .

**Propagated carry**  $p_{j,i}$  from  $i$  to  $j$ :

$c_j = 1$  if and only if also  $c_{i-1} = 1$

Generated and propagated carries can be captured as parallel prefixes of associative operator.

Carry-  
Lookahead  
Adder



# 7. Arithmetic Circuits: Adders – Key Items

- Definition of adder
- Half adder, Full adder
- Ripple-carry adder, correctness, cost, depth
- Recursive constructions, inductive proofs
- Incrementer, Multiplexer
- Lower bounds on cost and depth
- Conditional-sum adder, divide-and-conquer
- Addition in two's complement

# 7. Arithmetic Circuits: Adders – Key Items


- Parallel prefix operation and circuit
- Generated and propagated carries
- Carry-lookahead adder

# 8. Arithmetic Circuits


## Multiplication matrix

$$\begin{pmatrix} pp_0 \\ pp_1 \\ \vdots \\ pp_{n-1} \end{pmatrix} = \begin{pmatrix} 0 & 0 & \dots & 0 & 0 & a_{n-1}b_0 & a_{n-2}b_0 & \dots & a_1b_0 & a_0b_0 \\ 0 & 0 & \dots & 0 & a_{n-1}b_1 & a_{n-2}b_1 & a_{n-3}b_1 & \dots & a_0b_1 & 0 \\ \vdots & \vdots & & \vdots & \vdots & \vdots & \vdots & & \vdots & \vdots \\ 0 & a_{n-1}b_{n-1} & \dots & a_2b_{n-1} & a_1b_{n-1} & a_0b_{n-1} & 0 & \dots & 0 & 0 \end{pmatrix}$$

## Carry-save adder




## Adder stage of log-time multiplier



# 8. Arithmetic Circuits

## Arithmetic Logic Unit (ALU)




# 8. Arithmetic Circuits – Key Items


- Subtractor, combined adder/subtractor
- Multiplier
- Carry-save adder
- Arithmetic logic unit

# 9. Sequential Circuits


## Sequential Circuit




## Random Access Memory



## Latches and Flip-Flops




## Dynamic RAM







# 9. Sequential Circuits



## Mealy Machines



## Moore Machines




# 9. Sequential Circuits – Key Items

- SR latch, D latch, D flip-flop
- Register
- Random access memory (RAM)
- Decoder
- Static RAM and Dynamic RAM
- Sequential circuits
- Finite state machines, Mealy and Moore machines
- Synthesis of sequential circuits

# 10. Verilog


## Encapsulation



```
module name(  
    input a,  
    input [1:0] b,  
    input c,  
    output y  
);  
  
// functionality  
  
endmodule
```

## Hierarchical circuits

```
module fulladder(  
    input a0,  
    input b0,  
    input c,  
    output s0,  
    output s1  
);  
    wire ha0c, ha0s, halc;  
    halfadder ha0(.a(a0), .b(b0), .c(ha0c), .s(ha0s));  
    halfadder ha1(.a(ha0s), .b(c), .c(halc), .s(s0));  
    assign s1 = ha0c | halc;  
endmodule
```



## Blocking vs non-blocking assignments

### Blocking assignment

```
reg x, y;  
always @(posedge clk)  
begin  
    x = y;  
    y = x;  
end
```

Assignments are blocking, i.e., they are executed **sequentially** ⇒ x and y are equal

### Non-blocking assignment


```
reg x, y;  
always @(posedge clk)  
begin  
    x <= y;  
    y <= x;  
end
```

Assignments are non-blocking, i.e., are conceptually executed in parallel ⇒ x and y are exchanged

# 10. Verilog – Key Items

- Hardware description languages
- Simulation and hardware synthesis
- Blocking vs non-blocking assignments
- Test benches

# 11. Instruction Set Architecture



**Instruction set architecture** (or just “architecture”)  
= set of instructions, their **encoding** and **semantics**  
= „**What**“ a computer computes  
*For example: x86, ARM*

**Assembly language** = textual representation

Assembler +  
Linker

**Machine language** = binary representation

MIPS instruction set

- instructions
- encoding

# 11. Instruction Set Architecture – Key Items


- Instruction set architecture
- Assembly language
- Machine language, instruction encoding
- MIPS instruction set
- Addressing modes
- Little endian, big endian
- Sign extension

# 12. Microarchitecture


## Microarchitecture

= concrete implementation of an instruction set in hardware  
= „How“ a computer works; e.g. Intel Skylake, AMD Zen 3, Apple M1

### Petri nets



### Single-cycle processor



# 12. Microarchitecture – Key Items

- Microarchitecture
- Datapath, control
- Petri nets
- Single-cycle system
- Main decoder, ALU decoder
- ALU implementation



# 13. Performance: Basic Concepts

**Latency** = time required to perform a single task


**Throughput** = number of tasks performed in one time unit

**Processor time** = Number of executed instructions


\* Cycles per instruction

\* Cycle time

Technological  
developments





Original data up to the year 2010 collected and plotted by M. Horowitz, F. Laborte, O. Shacham, K. Okukou, L. Hammond, and C. Batten  
New plot and data collected for 2010-2015 by K. Rupp



# 13. Performance: Basic Concepts – Key Items

- Performance definitions, latency, throughput
- Execution time, response time, processor time
- Cycles per instruction, cycle time
- Moore's law
- Reduced Instruction Set Computer (RISC),  
Complex Instruction Set Computer (CISC)
- Pipelining


# 14. Pipelining



$$Speedup = \frac{n \cdot k}{k + n - 1} \xrightarrow{n \rightarrow \infty} k$$

$$Efficiency = \frac{n \cdot k}{(k + n - 1) \cdot k} = \frac{Speedup}{k} \xrightarrow{n \rightarrow \infty} 1$$

## Dependencies




+ Hazards

Stalls  
Forwarding  
Branch prediction

# 15. Advanced Pipelining Concepts

## Deep + Superscalar Pipelines



Best case CPI = 1/width


## Tomasulo Algorithm

Out-of-order execution: Example

	Cycle	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
MUL R3 ← R1, R2	F	D	X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>	X <sub>4</sub>	X <sub>5</sub>	X <sub>6</sub>								
ADD R5 ← R3, R4		F	D	-	-	-	-	X <sub>1</sub>	X <sub>2</sub>							
ADD R7 ← R2, R6			F	D	X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>	X <sub>4</sub>								
ADD R10 ← R8, R9				F	D	X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>	X <sub>4</sub>							
MUL R11 ← R7, R10					F	D	-	-	X <sub>1</sub>							
ADD R5 ← R7, R4						F	D	-	-	X <sub>1</sub>						

Register	Valid	Tag	Value
R1	1		1
R2	1		2
R3	1		2
R4	1		4
R5	0	d	
R6	1		6
R7	1		8
R8	1		8
R9	1		9
R10	1		17
R11	0	y	

Register Alias Table



## Speculative Execution

Predict outcome of branches

+ Execute instructions speculatively




## Reorder Buffer

LOAD R3 ← 0(R1)	...	← head
BEQ R2, R3, 40	...	
ADD R4 ← R6, R7	...	
MUL R5 ← R6, R8	...	
ADD R7 ← R9, R9	...	
ADD R3 ← R6, R8	...	← tail
...		
...		

# 15. Advanced Pipelining Concepts – Key Items

- Flynn bottleneck
- Out-of-order execution
- Reservation stations
- Tomasulo algorithm
- Speculative execution

# 16. Memory Hierarchy, Caches




# 16. Memory Hierarchy, Caches – Key Items

- Memory technologies, Memory Gap
- Memory Hierarchy
- Scratchpad memory, Caches
- Fully-associative, direct-mapped, set-associative
- Replacement policy
- Optimal replacement, Farthest-in-the-Future
- Least-recently-used (LRU), First in, first out (FIFO)
- Online and offline algorithms
- Temporal and spatial locality


# 17. ISA, $\mu$ Architecture, and Bad News from the Real World

## Correct ISA Implementation?



## Leaky Abstractions

`rdtsc`: "read time-stamp counter"



## Flush+Reload

1. **FLUSH** memory line
2. Wait a bit
3. Measure time to **RELOAD** line

## Spectre Attack

Extracts a bit of "value"

„JavaScript“-Code:

```
if (offset < bound) {  
    value = some_array[offset];  
    tmp = other_data[(value>>bit)&1];  
}
```

2. Secret-dependent memory access





# 17. ISA, $\mu$ Architecture, and Bad News from the Real World – Key Items


- Correct ISA implementation
- Flush+Reload
- Prime+Probe
- Spectre attack

# 19. Virtualization: The CPU

Direct execution



Limited direct execution



Preemptive Multitasking

# 19. Virtualization: The CPU – Key Items

- Process, process vs program
- Direct execution
- Restricted operations
- User mode vs kernel mode
- System calls, exception handling
- Mechanism vs policy
- Context switches
- Cooperative vs preemptive multitasking

# 20. Persistence: I/O Devices

OS read/writes to these

Device register:

**STATUS**

**COMMAND**

**DATA**

Hidden internals:

Microcontroller (CPU+RAM)

Extra RAM

Other special-purpose chips


- **Status checks:** polling vs. interrupts
- **Data:** Programmed-IO vs. DMA
- **Control:** special instructions vs. memory-mapped I/O

# 20. Persistence: I/O Devices – Key Items

- I/O devices
- Busy waiting/polling vs interrupts
- Programmed I/O vs Direct Memory Access (DMA)
- Drivers

# 21. Scheduling

## Process state



## Performance metrics

Turnaround time  
Response time  
Throughput  
Fairness  
Meet deadlines

## Scheduling policies

First Come, First Served (FCFS)

Shortest Job First (SJF)

Shortest Time-to-Completion First (STCF)

Round Robin

Multi-Level Feedback Queue (MLFQ)

Throughput  
Turnaround time  
Response time  
Fairness  
Combination

# 21. Scheduling – Key Items

- Dispatcher vs Scheduler
- Workload, Performance metric
- Turnaround time, Response time, Throughput, Overhead, Fairness
- FIFO (also FCFS), Convoy effect
- Shortest Job First (SJF), Shortest Time-to-Completion First (STCF)
- Round Robin
- Multi-Level Feedback Queue (MLFQ)
- Starvation
- Voodoo constants

# 22. Memory Virtualization Foundations


## Virtualization Goals

Transparency  
Protection  
Efficiency  
Sharing

*Mechanisms for virtual memory:*

1. Time sharing
2. Static relocation
3. Dynamic relocation
4. Segmentation

(Virtual)  
address  
space



(Dis-)advantages  
of these?




# 22. Memory Virtualization Foundations – Key Items

- Transparency, protection, efficiency, sharing
- Address space
- Static: code and global data, dynamic: stack and heap
- Time sharing, Static relocation, Dynamic relocation, Segmentation
- Memory Management Unit (MMU)
- Base and bounds
- Segment table

# 23. Paging


## External and internal fragmentation




Allocated to application:



## Address translation



## Paging



physical page number → PPN

offset

# 23. Paging – Key Items

- Internal and external fragmentation
- Paging
- Pages, page frames
- Page number, frame number, page offset
- Virtual address, physical address
- Page table
- Valid bit, protection bits

# 24. Translation Lookaside Buffers

“Naïve” paging too slow

**two** physical accesses for every virtual access


Design choices

page sizes

associativity

replacement policy

Translation Lookaside Buffers



## 24. Translation Lookaside Buffers – Key Items

- Translation Lookaside Buffer
- Direct-mapped, fully-associative, set-associative
- Influence of page size on performance
- Influence of locality on performance
- TLB replacement policies
- Address space identifiers (ASIDs)
- TLB miss handling




## 25. Smaller Page Tables – Key Items

- Invalid page table entries
- Segmented page tables
- Multi-level page tables
- Outer page, inner page
- Page tables fit within pages

# 26. Swapping

Pages can be in memory or on disk






## 26. Swapping- Key Items

- Swapping
- Present bit in page table
- Page fault
- HW + OS cooperate on address translation
- Precise interrupts
- Page selection and Page replacement
- Demand paging, Prefetching, Hints
- Clock algorithm

# 28. Persistence: Disks + I/O Scheduling



Time to read/write

Seek → **slow**

Rotation → **slow**

Transfer time → **fast**

Performance depends on workload

## I/O Scheduling

Shortest Positioning Time First  
SCAN algorithms

Anticipatory schedulers

Workload	Toshiba	Seagate Exos
Sequential	290 MB/s	261 MB/s
Random	1 MB/s	0,47 MB/s

# 28. Persistence: Disks + I/O Scheduling – Key Items



- Persistent vs volatile memory
- platter, surface, spindle, cylinder, track, sector, read/write unit, read/write head
- Seek, rotation, and transfer
- Throughput on sequential and random workloads
- Shortest Positioning Time First (SPTF), Shortest Seek Time First (SSTF)
- SCAN algorithms, Elevator algorithm, C-SCAN
- Work conservation, anticipatory schedulers

# 29. Persistence: Flash-based Solid State Disks


## Solid-state storage devices

- No mechanical or moving parts like HDD
- Built out of transistors; but persistent unlike typical RAM

## Hierarchical organization



MOSFET



Floating Gate Transistor

- electrons can be **trapped** in the floating gate
- electrons do not escape → **persistent memory**

Read: at page granularity

Write: 1 → 0: at page granularity

Erase: 0 → 1: **only** at block granularity

# 29. Persistence: Flash-based Solid State Disks – Key Items

- Solid-state storage devices
- Floating-gate transistors
- Single-level cells, multi-level cells, etc.
- Basic operations: read, write, erase
- Reliability: wear out
- Out-of-place update
- Flash Translation Layer (FTL)

# 30. Error Detection and Correction

Hamming distance

$$\text{dist}(00001101, 10001100) = 2$$

**Lemma (Error Detection)**

A fixed-length code  $c$  is  $k$ -error detecting iff  $\text{dist}(c) \geq k+1$ .

Parity code

Hamming code

**Lemma (Error Correction)**

A fixed-length code  $c$  is  $k$ -error correcting iff  $\text{dist}(c) \geq 2k+1$ .

# 30. Error Detection and Correction – Key Items

- (Fixed-length) codes
- Hamming distance, code distance
- $k$ -error detecting,  $k$ -error correcting
- Repetition code
- Parity code
- Hamming code

The End.