### Memory Virtualization: Smaller Page Tables

OSTEP Chapter 20: http://pages.cs.wisc.edu/~remzi/OSTEP/vm-smalltables.pdf

### Jan Reineke Universität des Saarlandes

Memory Virtualization: Smaller Page Tables

System Architecture, Jan Reineke

### Paging: Pros and Cons

### Advantages:

- No external fragmentation:
  - free memory does not have to be allocated contiguously
- All free (unallocated) pages are "equal":
  - easy to manage, allocate, and free pages

### Disadvantages:

- Too slow: → TLBs
  - every "virtual" memory access results in two physical ones
- Page table are too big: (now)
  - one entry for every page of address space

### Quiz: How big are page tables?

PTE = page table entry

1. PTEs are 2 bytes, and 32 possible virtual page numbers

2. PTEs are 2 bytes, virt. addresses: 24 bits, pages are 16 bytes

 $\rightarrow$  2 \* 2<sup>24.4</sup> bytes = 2 \* 2<sup>20</sup> = 2 MB

 $\rightarrow$  2 \* 32 bytes = 64 bytes

3. PTEs are 4 bytes, virt. addresses: 32 bits, pages are 4 KB

 $\rightarrow$  4 \* 2<sup>32-12</sup> bytes = 4 \* 2<sup>20</sup> = 4 MB

4. PTEs are 4 bytes, virt. addresses: 64 bits, pages are 4 KB

 $\rightarrow$  4 \* 2<sup>64-12</sup> bytes = 2<sup>54</sup> B = 2<sup>14</sup> TB

### How big is each page table?

### Waste!



Memory Virtualization: Smaller Page Tables

System Architecture, Jan Reineke

## Many invalid page table entries



# Avoid linear page table

Approach:

Use hierarchical data structure instead of "flat" array

Any data structure is possible with software-managed TLB:

- HW looks for VPN on every memory access
- If TLB does not contain VPN, TLB miss
  - 1. HW generates exception, traps into OS
  - 2. OS finds PPN for given VPN
  - 3. OS enters PPN -> VPN into TLB
  - 4. Instruction that generated TLB miss is repeated ("exception return" without change of "epc" in MIPS)

# Approaches

- 1. Segmented page tables
- 2. Multi-level page tables

# Approaches

- 1. Segmented page tables
- 2. Multi-level page tables

### Observation: Valid PTEs are contiguous



# 1. Combine paging and segmentation

Divide address space into segments (code, heap, stack)

• Segments can be variable length

Divide each segment into fixed-size pages

Virtual address divided into three portions:

segment no.	$(9 h;t_2)$	the grade officiate (12 bits)
(4 bits)	page number (o bits)	page onset (12 bits)

#### Implementation: per segment

- Each segment has a page table (only as large as necessary)
- Base address and size of page table

Memory Virtualization: Smaller Page Tables

### Quiz: Paging and segmentation

segment no. p		page number (8 bits)			page offset (12 bits)			
	Seg	Base		Bound	ls	RW		0x001000
	0	0x0020	00	0xff		1 0	0x011	0X001000
	1	0x0000	00	0x00		0 0	0x003	
	2	0x0010	00	0x0f		1 1	0x02a	
		02070	re	ad•		4070	0x013	
	UAU	02070	TEC				• • •	
	0x2	02016	rea	ad:	0x001	3016	0x00c	0x002000
	0x1	04c84	rea	ad:	error		0x007	
	0x0	10424	wr	ite:	error		0x004	
	0x2	10014	wr	ite:	error		0x00b	
	0x2	03568	rea	ad:	0x02:	a568	0x006	
								14

### Advantages of paging and segmentation

#### Advantages of segments

- Supports sparse address spaces
  - decreases sizes of page tables
  - no need for page table if segment not used

#### Advantages of paging

- no external fragmentation
- segments can grow without any reshuffling
- can run process when some pages are swapped to disk (later)

#### Advantages of both

- Increases flexibility of sharing
  - share either single page or entire segment

# Disadvantages of paging and segmentation

Potentially large page tables (for each segment)

• Must allocate each page table contiguously

# Approaches

- 1. Segmented page tables
- 2. Multi-level page tables

# 2. Multi-level page tables

*Goal*: Allow each page table to be allocated non-contiguously *Idea*: Hierarchical page tables

- Several translation levels, inner tables stored in pages
- Only allocate page tables for pages in use
- Used in x86 architectures (hardware can walk known structure)

### 30-bit address:



### Quiz: Multi-level page table

Page directory		@PPN:0x3		@PPN:	0x92	
PPN	valid	PPN	valid	PPN	valid	
0x3	1	0x10	1	-	0	
-	0	0x23	1	-	0	
-	0	-	0	-	0	
-	0	-	0	-	0	Tranclata OxO1 A BC
-	0	0x80	1	-	0	Translate UXUIADC
-	0	0x59	1	-	0	$\Omega_{v}$ 23 $\Delta$ BC
-	0	-	0		0	UXLJADC
-	0	-	0		0	
-	0	-	0		0	Translate 0x00000
-	0	-	0	-	0	
-	0	-	0		0	0x10000
-	0	-	0	-	0	
-	0	-	0	-	0	Translate AVEEEDA
-	0	-	0	-	0	Translate UXFEEDU
0x92	1	-	0	0x55	1	
0.0.1	1	-	0	0x45	1	UAJJLUU
20-bit ad	dress:		, in the second			
outer page (4 bits)		inner page (4 bits)		page offset (12 bits)		

### Quiz: Address format for multi-level paging

30-bit address:

outer page

inner page

page offset (12 bits)

How should virtual addresses be structured?

- How many bits for each paging level?

Goal?

- Each page table fits within a page
- PTE size \* number of PTEs = page size
  - Assume: PTE size = 4 bytes
  - Page size =  $2^{12}$  byte = 4 KB
  - 2^2 byte \* number of PTEs= 2^12 bytes
  - $\rightarrow$  number of PTEs (per inner page table) = 2^10

 $\rightarrow$  #bits for selecting inner page = 10

Remaining bits for outer page:

-30 - 10 - 12 = 8 bits

# Problem with 2 levels?

Problem: page directory (outer level) may not fit in a page

64-bit address:

outer page	inner page	page offset (12 bits)
$(\mathbf{f}_{2})$ DIS:	(10  DHS)	

### Solution: Additional translation levels

PD idx 0 PD idx 1 PT idx

VPN

page offset

### Size of the virtual address space

How large is the virtual address space with 4 KB pages, 4 byte PTEs, every page table fits into a page?

4KB / 4 bytes → 1K entries per level 1 level: 1K \* 4K = 2^2 = 4 MB 2 level: 1K \* 1K \* 4K = 2^32 ≈ 4 GB 3 level: 1K \* 1K \* 1K \* 4K = 2^42 ≈ 4 TB

# *Quiz*: How much space is "used" by a multi-level page table in memory?

#### Example: 32-bit address:

outer page (10 bits) inner page (10 bits)	page offset (12 bits)
---	-----------------------

PTE size 4 Byte

How much memory is required **minimally** for a multi-level page table?

 $2^{10*4}$  bytes = 4 KB for outer page table

+  $2^{10*4}$  bytes = 4 KB for one inner page table

How much memory is required **maximally** for a multi-level page table?

2^10\*4 bytes = 4 KB for outer page table + 2^10\*2^10\*4 bytes = 4 MB for 1024 inner page tables Memory Virtualization: Smaller Page Tables System Architecture, Jan Reineke

# Quiz: Full system with TLBs

On TLB miss: lookups with more levels more expensive How much does a miss cost? ASID VPN PFN Va

Assumptions:

- 3-level page table
- 256-byte pages
- 16-bit addresses
- ASID of current process is 211

ASID	VPN	PFN	Valid
211	OxBB	0x91	1
211	OxFF	0x23	1
122	0x05	0x91	1
211	0x05	0x12	0

How many physical accesses for each instruction? (Ignore previous ops changing TLB) (a) 0xAA10: movl 0x1111, %edi 0xAA: (TLB miss > 3 for addr. translation) + 1 instruction fetch 0x11: (TLB miss > 3 for addr. translation) + 1 movl Total: (b) 0xBB13: addl \$0x3, %edi 0xBB: (TLB hit > 0 for addr. translation) + 1 instr. fetch Total:

(c) 0x0519: movl %edi, 0xFF10 0x05: (TLB miss -> 3 for addr. translation) + 1 instr. fetch 0xFF: (TLB hit -> 0 fpr addr. translation) + 1 movl

Memory Virtualization: Smaller Page Tables

Summary: Better page tables

Problem:

Simple linear page tables require too much memory

Many options for efficiently organizing page tables

If OS traps on TLB miss, OS can use any data structure

If HW handles TLB miss, page tables must follow specific format:

- Multi-level page tables used in x86 architecture
- Each page table fits within a page