

# Performance: Advanced Pipelining Concepts

Jan Reineke

Universität des Saarlandes

# How to increase performance?

**Processor time** = Number of executed instructions  
\* Cycles per instruction  
\* Cycle time

1. Reduce number of executed instructions

*Compiler optimizations*

2. Reduce cycles per instruction (CPI)

*Microarchitecture (e.g. **pipelining**, memory hierarchy)*

3. Increase clock frequency = reduce cycle time



*Technological improvements, **microarchitecture (e.g. **pipelining**)***

*Instruction set influences all 3 factors (but 1. in particular)*

# How to reduce the cycle time?

Do **less** work in each cycle! **Compensate** with more pipeline stages.


Example:




# How to reduce the CPI?

## Flynn bottleneck:


“You cannot retire more instructions than you fetch.”



Michael J. Flynn (1934-)  
Stanford Univ.



Best case CPI = 1



Best case CPI = 1/width

→ Process multiple instructions in each cycle, “**superscalar pipelines**”

# Challenges

Deeper pipelines and superscalar pipelines increase **potential parallelism**

But can we actually fill these pipelines?

*Challenges:*

- Long-latency operations, such as cache misses
- Data dependencies
- Control dependencies

# But: Long-latency operations + Data dependencies

Example:

	Cache Miss														
LOAD R3 ← 0(R1)	F	D	X	M	M	M	...	M	M	M	W				
ADD R3 ← R3, R1	F	D	stall	stall	stall	stall	...	stall	stall	stall	X	M	W		
ADD R4 ← R6, R7		F	D	stall	stall	stall	...	stall	stall	stall	stall	X	M	W	
MUL R5 ← R6, R8		F	D	stall	stall	stall	...	stall	stall	stall	stall	X	M	W	
ADD R7 ← R9, R9			F	stall	stall	stall	...	stall	stall	stall	stall	D	X	M	W
ADD R3 ← R6, R8			F	stall	stall	stall	...	stall	stall	stall	stall	D	X	M	W

First ADD stalls the whole pipeline!

- ADD cannot execute because its source registers are unavailable
- Later **independent** instructions also cannot get executed

Solution: **Out-of-order execution**

# In-order vs. Out-of-order execution

In-order:

LOAD R3 ← 0(R1)	F	D	X	M	M	M	...	M	M	M	W				
ADD R3 ← R3, R1	F	D	stall	stall	stall	stall	...	stall	stall	stall	X	M	W		
ADD R4 ← R6, R7		F	D	stall	stall	stall	...	stall	stall	stall	stall	X	M	W	
MUL R5 ← R6, R8		F	D	stall	stall	stall	...	stall	stall	stall	stall	X	M	W	
ADD R7 ← R9, R9			F	stall	stall	stall	...	stall	stall	stall	stall	D	X	M	W
ADD R3 ← R6, R8			F	stall	stall	stall	...	stall	stall	stall	stall	D	X	M	W

Out-of-order:

LOAD R3 ← 0(R1)	F	D	X	M	M	M	...	M	M	M	W				
ADD R3 ← R3, R1	F	D	stall	stall	stall	stall	...	stall	stall	stall	X	M	W		
ADD R4 ← R6, R7		F	D	X	M	W									
MUL R5 ← R6, R8		F	D	X	M	W									
ADD R7 ← R9, R9			F	D	X	M	W								
ADD R3 ← R6, R8			F	D	X	M	W								

...

...

# Out-of-order execution: Implementation in a nutshell

- Move the dependent instructions out of the way of independent ones (s.t. independent ones can execute)

Key hardware data structure:

**Reservation stations** = Rest areas for dependent instructions

- Monitor the source values of each instruction in the reservation stations
- When all source values of an instruction are available, execute the instruction



# Out-of-order execution: Tomasulo Algorithm



Robert Tomasulo  
(1934-2008)  
Eckert-Mauchly  
Award, 1997

Program we will simulate:

MUL R3 ← R1, R2

ADD R5 ← R3, R4

ADD R7 ← R2, R6

ADD R10 ← R8, R9

MUL R11 ← R7, R10

ADD R5 ← R7, R4

*Initially:*

1. Reservation stations are all empty
2. All registers are valid

Register	Valid	Tag	Value
R1	1		1
R2	1		2
R3	1		3
R4	1		4
R5	1		5
R6	1		6
R7	1		7
R8	1		8
R9	1		9
R10	1		10
R11	1		11

Register Alias Table



Reservation station  
for ADD Unit

	Source 1			Source 2		
	V	Tag	Value	V	Tag	Value
a						
b						
c						
d						


Reservation station  
for MUL Unit

	Source 1			Source 2		
	V	Tag	Value	V	Tag	Value
x						
y						
z						
t						

Pipelined  
Functional  
Units



# Out-of-order execution: Example





Register	Valid	Tag	Value
R1	1		1
R2	1		2
R3	1		3
R4	1		4
R5	1		5
R6	1		6
R7	1		7
R8	1		8
R9	1		9
R10	1		10
R11	1		11

Register Alias Table

	Source 1			Source 2		
	V	Tag	Value	V	Tag	Value
a						
b						
c						
d						

	Source 1			Source 2		
	V	Tag	Value	V	Tag	Value
x						
y						
z						
t						





# Out-of-order execution: Example

	Cycle	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
<b>MUL</b> R3 ← R1, R2	F		<b>D</b>													
ADD R5 ← R3, R4			F													
ADD R7 ← R2, R6																
ADD R10 ← R8, R9																
MUL R11 ← R7, R10																
ADD R5 ← R7, R4																

Register	Valid	Tag	Value
<b>R1</b>	<b>1</b>		<b>1</b>
<b>R2</b>	<b>1</b>		<b>2</b>
R3	1		3
R4	1		4
R5	1		5
R6	1		6
R7	1		7
R8	1		8
R9	1		9
R10	1		10
R11	1		11

	Source 1			Source 2		
	V	Tag	Value	V	Tag	Value
a						
b						
c						
d						

	Source 1			Source 2		
	V	Tag	Value	V	Tag	Value
x	1	~	1	1	~	2
y						
z						
t						



Register Alias Table



# Out-of-order execution: Example

	Cycle	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
<b>MUL</b> R3 ← R1, R2	F		<b>D</b>													
ADD R5 ← R3, R4			F													
ADD R7 ← R2, R6																
ADD R10 ← R8, R9																
MUL R11 ← R7, R10																
ADD R5 ← R7, R4																

Register	Valid	Tag	Value
R1	1		1
R2	1		2
<b>R3</b>	<b>0</b>	<b>x</b>	
R4	1		4
R5	1		5
R6	1		6
R7	1		7
R8	1		8
R9	1		9
R10	1		10
R11	1		11

	Source 1			Source 2		
	V	Tag	Value	V	Tag	Value
a						
b						
c						
d						

	Source 1			Source 2		
	V	Tag	Value	V	Tag	Value
x	1	~	1	1	~	2
y						
z						
t						



Register Alias Table


# Out-of-order execution: Example

	Cycle	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
<b>MUL</b> R3 ← R1, R2		F	D	X <sub>1</sub>												
ADD R5 ← R3, R4			F													
ADD R7 ← R2, R6																
ADD R10 ← R8, R9																
MUL R11 ← R7, R10																
ADD R5 ← R7, R4																


Register	Valid	Tag	Value
R1	1		1
R2	1		2
R3	0	x	
R4	1		4
R5	1		5
R6	1		6
R7	1		7
R8	1		8
R9	1		9
R10	1		10
R11	1		11

Register Alias Table

	Source 1			Source 2		
	V	Tag	Value	V	Tag	Value
a						
b						
c						
d						



	Source 1			Source 2		
	V	Tag	Value	V	Tag	Value
x	1	~	1	1	~	2
y						
z						
t						





# Out-of-order execution: Example

	Cycle	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
MUL	R3 ← R1, R2	F	D	X <sub>1</sub>												
<b>ADD</b>	<b>R5 ← R3, R4</b>		F	<b>D</b>												
ADD	R7 ← R2, R6			F												
ADD	R10 ← R8, R9															
MUL	R11 ← R7, R10															
ADD	R5 ← R7, R4															

Register	Valid	Tag	Value
R1	1		1
R2	1		2
<b>R3</b>	<b>0</b>	<b>x</b>	
<b>R4</b>	<b>1</b>		<b>4</b>
R5	1		5
R6	1		6
R7	1		7
R8	1		8
R9	1		9
R10	1		10
R11	1		11

	Source 1			Source 2		
	V	Tag	Value	V	Tag	Value
a	0	x		1	~	4
b						
c						
d						

	Source 1			Source 2		
	V	Tag	Value	V	Tag	Value
x	1	~	1	1	~	2
y						
z						
t						



Register Alias Table



# Out-of-order execution: Example

	Cycle	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
MUL	$R3 \leftarrow R1, R2$	F	D	$X_1$												
<b>ADD</b>	<b><math>R5 \leftarrow R3, R4</math></b>		F	<b>D</b>												
ADD	$R7 \leftarrow R2, R6$			F												
ADD	$R10 \leftarrow R8, R9$															
MUL	$R11 \leftarrow R7, R10$															
ADD	$R5 \leftarrow R7, R4$															

Register	Valid	Tag	Value
R1	1		1
R2	1		2
R3	0	x	
R4	1		4
<b>R5</b>	<b>0</b>	<b>a</b>	
R6	1		6
R7	1		7
R8	1		8
R9	1		9
R10	1		10
R11	1		11

	Source 1			Source 2		
	V	Tag	Value	V	Tag	Value
a	0	x		1	~	4
b						
c						
d						

	Source 1			Source 2		
	V	Tag	Value	V	Tag	Value
x	1	~	1	1	~	2
y						
z						
t						



Register Alias Table



# Out-of-order execution: Example

	Cycle	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
MUL	R3 ← R1, R2	F	D	X <sub>1</sub>	X <sub>2</sub>											
ADD	R5 ← R3, R4		F	D	-											
<b>ADD</b>	<b>R7 ← R2, R6</b>			F	<b>D</b>											
ADD	R10 ← R8, R9				F											
MUL	R11 ← R7, R10															
ADD	R5 ← R7, R4															

Register	Valid	Tag	Value
R1	1		1
<b>R2</b>	<b>1</b>		<b>2</b>
R3	0	x	
R4	1		4
R5	0	a	
<b>R6</b>	<b>1</b>		<b>6</b>
R7	1		7
R8	1		8
R9	1		9
R10	1		10
R11	1		11

	Source 1			Source 2		
	V	Tag	Value	V	Tag	Value
a	0	x		1	~	4
b	<b>1</b>	<b>~</b>	<b>2</b>	<b>1</b>	<b>~</b>	<b>6</b>
c						
d						

	Source 1			Source 2		
	V	Tag	Value	V	Tag	Value
x	1	~	1	1	~	2
y						
z						
t						



Register Alias Table





# Out-of-order execution: Example

	Cycle	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
MUL	R3 ← R1, R2	F	D	X <sub>1</sub>	X <sub>2</sub>											
ADD	R5 ← R3, R4		F	D	-											
<b>ADD</b>	<b>R7 ← R2, R6</b>			F	<b>D</b>											
ADD	R10 ← R8, R9				F											
MUL	R11 ← R7, R10															
ADD	R5 ← R7, R4															

Register	Valid	Tag	Value
R1	1		1
R2	1		2
R3	0	x	
R4	1		4
R5	0	a	
R6	1		6
<b>R7</b>	<b>0</b>	<b>b</b>	
R8	1		8
R9	1		9
R10	1		10
R11	1		11

	Source 1			Source 2		
	V	Tag	Value	V	Tag	Value
a	0	x		1	~	4
b	1	~	2	1	~	6
c						
d						

	Source 1			Source 2		
	V	Tag	Value	V	Tag	Value
x	1	~	1	1	~	2
y						
z						
t						





Register Alias Table

# Out-of-order execution: Example

	Cycle	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
MUL	R3 ← R1, R2	F	D	X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>										
ADD	R5 ← R3, R4		F	D	-	-										
<b>ADD</b>	<b>R7 ← R2, R6</b>			F	D	<b>X<sub>1</sub></b>										
ADD	R10 ← R8, R9				F											
MUL	R11 ← R7, R10															
ADD	R5 ← R7, R4															

Register	Valid	Tag	Value
R1	1		1
R2	1		2
R3	0	x	
R4	1		4
R5	0	a	
R6	1		6
R7	0	b	
R8	1		8
R9	1		9
R10	1		10
R11	1		11

Register Alias Table





# Out-of-order execution: Example

	Cycle	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
MUL	R3 ← R1, R2	F	D	X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>										
ADD	R5 ← R3, R4		F	D	-	-										
ADD	R7 ← R2, R6			F	D	X <sub>1</sub>										
<b>ADD</b>	<b>R10 ← R8, R9</b>				F	<b>D</b>										
MUL	R11 ← R7, R10															
ADD	R5 ← R7, R4															

Register	Valid	Tag	Value
R1	1		1
R2	1		2
R3	0	x	
R4	1		4
R5	0	a	
R6	1		6
R7	0	b	
<b>R8</b>	<b>1</b>		<b>8</b>
<b>R9</b>	<b>1</b>		<b>9</b>
R10	1		10
R11	1		11

	Source 1			Source 2		
	V	Tag	Value	V	Tag	Value
a	0	x		1	~	4
b	1	~	2	1	~	6
<b>c</b>	<b>1</b>	<b>~</b>	<b>8</b>	<b>1</b>	<b>~</b>	<b>9</b>
d						

	Source 1			Source 2		
	V	Tag	Value	V	Tag	Value
x	1	~	1	1	~	2
y						
z						
t						



Register Alias Table



# Out-of-order execution: Example

	Cycle	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
MUL	R3 ← R1, R2	F	D	X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>										
ADD	R5 ← R3, R4		F	D	-	-										
ADD	R7 ← R2, R6			F	D	X <sub>1</sub>										
<b>ADD</b>	<b>R10 ← R8, R9</b>				F	<b>D</b>										
MUL	R11 ← R7, R10					F										
ADD	R5 ← R7, R4															

Register	Valid	Tag	Value
R1	1		1
R2	1		2
R3	0	x	
R4	1		4
R5	0	a	
R6	1		6
R7	0	b	
R8	1		8
R9	1		9
<b>R10</b>	<b>0</b>	<b>c</b>	
R11	1		11

	Source 1			Source 2		
	V	Tag	Value	V	Tag	Value
a	0	x		1	~	4
b	1	~	2	1	~	6
c	1	~	8	1	~	9
d						

	Source 1			Source 2		
	V	Tag	Value	V	Tag	Value
x	1	~	1	1	~	2
y						
z						
t						



Register Alias Table

# Out-of-order execution: Example



	Cycle	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
MUL	R3 ← R1, R2	F	D	X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>	X <sub>4</sub>									
ADD	R5 ← R3, R4		F	D	-	-	-									
ADD	R7 ← R2, R6			F	D	X <sub>1</sub>	X <sub>2</sub>									
<b>ADD</b>	<b>R10 ← R8, R9</b>				F	D	<b>X<sub>1</sub></b>									
MUL	R11 ← R7, R10					F										
ADD	R5 ← R7, R4															

Register	Valid	Tag	Value
R1	1		1
R2	1		2
R3	0	x	
R4	1		4
R5	0	a	
R6	1		6
R7	0	b	
R8	1		8
R9	1		9
R10	0	c	
R11	1		11

Register Alias Table

	Source 1			Source 2		
	V	Tag	Value	V	Tag	Value
a	0	x		1	~	4
b	1	~	2	1	~	6
c	<b>1</b>	<b>~</b>	<b>8</b>	<b>1</b>	<b>~</b>	<b>9</b>
d						

	Source 1			Source 2		
	V	Tag	Value	V	Tag	Value
x	1	~	1	1	~	2
y						
z						
t						





# Out-of-order execution: Example

	Cycle	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
MUL	R3 ← R1, R2	F	D	X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>	X <sub>4</sub>									
ADD	R5 ← R3, R4		F	D	-	-	-									
ADD	R7 ← R2, R6			F	D	X <sub>1</sub>	X <sub>2</sub>									
ADD	R10 ← R8, R9				F	D	X <sub>1</sub>									
<b>MUL</b>	<b>R11 ← R7, R10</b>					F	<b>D</b>									
ADD	R5 ← R7, R4						F									

Register	Valid	Tag	Value
R1	1		1
R2	1		2
R3	0	x	
R4	1		4
R5	0	a	
R6	1		6
<b>R7</b>	<b>0</b>	<b>b</b>	
R8	1		8
R9	1		9
<b>R10</b>	<b>0</b>	<b>c</b>	
R11	1		11

	Source 1			Source 2		
	V	Tag	Value	V	Tag	Value
a	0	x		1	~	4
b	1	~	2	1	~	6
c	1	~	8	1	~	9
d						

	Source 1			Source 2		
	V	Tag	Value	V	Tag	Value
x	1	~	1	1	~	2
<b>y</b>	<b>0</b>	<b>b</b>		<b>0</b>	<b>c</b>	
z						
t						



Register Alias Table



# Out-of-order execution: Example

	Cycle	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
MUL	R3 ← R1, R2	F	D	X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>	X <sub>4</sub>									
ADD	R5 ← R3, R4		F	D	-	-	-									
ADD	R7 ← R2, R6			F	D	X <sub>1</sub>	X <sub>2</sub>									
ADD	R10 ← R8, R9				F	D	X <sub>1</sub>									
<b>MUL</b>	<b>R11 ← R7, R10</b>					F	<b>D</b>									
ADD	R5 ← R7, R4						F									

Register	Valid	Tag	Value
R1	1		1
R2	1		2
R3	0	x	
R4	1		4
R5	0	a	
R6	1		6
R7	0	b	
R8	1		8
R9	1		9
R10	0	c	
<b>R11</b>	<b>0</b>	<b>y</b>	

	Source 1			Source 2		
	V	Tag	Value	V	Tag	Value
a	0	x		1	~	4
b	1	~	2	1	~	6
c	1	~	8	1	~	9
d						

	Source 1			Source 2		
	V	Tag	Value	V	Tag	Value
x	1	~	1	1	~	2
y	0	b		0	c	
z						
t						



Register Alias Table



# Out-of-order execution: Example

	Cycle	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
MUL	R3 ← R1, R2	F	D	X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>	X <sub>4</sub>	X <sub>5</sub>								
ADD	R5 ← R3, R4		F	D	-	-	-	-								
ADD	R7 ← R2, R6			F	D	X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>								
ADD	R10 ← R8, R9				F	D	X <sub>1</sub>	X <sub>2</sub>								
MUL	R11 ← R7, R10					F	D	-								
<b>ADD</b>	<b>R5 ← R7, R4</b>						F	<b>D</b>								

Register	Valid	Tag	Value
R1	1		1
R2	1		2
R3	0	x	
<b>R4</b>	<b>1</b>		<b>4</b>
R5	0	a	
R6	1		6
<b>R7</b>	<b>0</b>	<b>b</b>	
R8	1		8
R9	1		9
R10	0	c	
R11	0	y	

	Source 1			Source 2		
	V	Tag	Value	V	Tag	Value
a	0	x		1	~	4
b	1	~	2	1	~	6
c	1	~	8	1	~	9
d	<b>1</b>	<b>~</b>	<b>4</b>	<b>0</b>	<b>b</b>	

	Source 1			Source 2		
	V	Tag	Value	V	Tag	Value
x	1	~	1	1	~	2
y	0	b		0	c	
z						
t						



Register Alias Table



# Out-of-order execution: Example



All instructions have been decoded!

	Cycle	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
MUL R3 ← R1, R2	F	D	X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>	X <sub>4</sub>	X <sub>5</sub>									
ADD R5 ← R3, R4		F	D	-	-	-	-									
ADD R7 ← R2, R6				F	D	X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>								
ADD R10 ← R8, R9					F	D	X <sub>1</sub>	X <sub>2</sub>								
MUL R11 ← R7, R10						F	D	-								
<b>ADD R5 ← R7, R4</b>							F	<b>D</b>								

Register	Valid	Tag	Value
R1	1		1
R2	1		2
R3	0	x	
R4	1		4
<b>R5</b>	<b>0</b>	<b>d</b>	
R6	1		6
R7	0	b	
R8	1		8
R9	1		9
R10	0	c	
R11	0	y	

	Source 1			Source 2		
	V	Tag	Value	V	Tag	Value
a	0	x		1	~	4
b	1	~	2	1	~	6
c	1	~	8	1	~	9
d	1	~	4	0	b	

	Source 1			Source 2		
	V	Tag	Value	V	Tag	Value
x	1	~	1	1	~	2
y	0	b		0	c	
z						
t						



Register Alias Table



# Out-of-order execution: Example

	Cycle	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
<b>MUL</b> R3 ← R1, R2	F	D	X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>	X <sub>4</sub>	X <sub>5</sub>	X <sub>6</sub>								
ADD R5 ← R3, R4		F	D	-	-	-	-	-								
ADD R7 ← R2, R6			F	D	X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>									
ADD R10 ← R8, R9				F	D	X <sub>1</sub>	X <sub>2</sub>									
MUL R11 ← R7, R10					F	D	-									
ADD R5 ← R7, R4						F	D									

Register	Valid	Tag	Value
R1	1		1
R2	1		2
<b>R3</b>	<b>0</b>	<b>x</b>	
R4	1		4
R5	0	d	
R6	1		6
R7	0	b	
R8	1		8
R9	1		9
R10	0	c	
R11	0	y	

	Source 1			Source 2		
	V	Tag	Value	V	Tag	Value
a	0	x		1	~	4
b	1	~	2	1	~	6
c	1	~	8	1	~	9
d	1	~	4	0	b	

	Source 1			Source 2		
	V	Tag	Value	V	Tag	Value
x	1	~	1	1	~	2
y	0	b		0	c	
z						
t						



**x 2**

Register Alias Table


# Out-of-order execution: Example

	Cycle	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
<b>MUL</b> R3 ← R1, R2		F	D	X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>	X <sub>4</sub>	X <sub>5</sub>	<b>X<sub>6</sub></b>							
ADD R5 ← R3, R4			F	D	-	-	-	-	-							
ADD R7 ← R2, R6				F	D	X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>								
ADD R10 ← R8, R9					F	D	X <sub>1</sub>	X <sub>2</sub>								
MUL R11 ← R7, R10						F	D	-								
ADD R5 ← R7, R4							F	D								


Register	Valid	Tag	Value
R1	1		1
R2	1		2
<b>R3</b>	<b>1</b>		<b>2</b>
R4	1		4
R5	0	d	
R6	1		6
R7	0	b	
R8	1		8
R9	1		9
R10	0	c	
R11	0	y	

	Source 1			Source 2		
	V	Tag	Value	V	Tag	Value
a	<b>1</b>	~	<b>2</b>	1	~	4
b	1	~	2	1	~	6
c	1	~	8	1	~	9
d	1	~	4	0	b	

	Source 1			Source 2		
	V	Tag	Value	V	Tag	Value
x						
y	0	b		0	c	
z						
t						



⌚ 4 Cycles



⌚ 6 Cycles

**x 2**

Register Alias Table

# Out-of-order execution: Example



	Cycle	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
MUL	R3 ← R1, R2	F	D	X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>	X <sub>4</sub>	X <sub>5</sub>	X <sub>6</sub>							
ADD	R5 ← R3, R4		F	D	-	-	-	-	-							
<b>ADD</b>	<b>R7 ← R2, R6</b>			F	D	X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>	<b>X<sub>4</sub></b>							
ADD	R10 ← R8, R9				F	D	X <sub>1</sub>	X <sub>2</sub>								
MUL	R11 ← R7, R10					F	D	-								
ADD	R5 ← R7, R4						F	D								

Register	Valid	Tag	Value
R1	1		1
R2	1		2
R3	1		2
R4	1		4
R5	0	d	
R6	1		6
R7	0	b	
R8	1		8
R9	1		9
R10	0	c	
R11	0	y	

Register Alias Table

	Source 1			Source 2		
	V	Tag	Value	V	Tag	Value
a	1	~	2	1	~	4
b	1	~	2	1	~	6
c	1	~	8	1	~	9
d	1	~	4	0	b	

	Source 1			Source 2		
	V	Tag	Value	V	Tag	Value
x						
y	0	b		0	c	
z						
t						



# Out-of-order execution: Example



	Cycle	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
MUL R3 ← R1, R2	F	D	X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>	X <sub>4</sub>	X <sub>5</sub>	X <sub>6</sub>								
ADD R5 ← R3, R4		F	D	-	-	-	-	-								
<b>ADD R7 ← R2, R6</b>			F	D	X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>	<b>X<sub>4</sub></b>								
ADD R10 ← R8, R9				F	D	X <sub>1</sub>	X <sub>2</sub>									
MUL R11 ← R7, R10					F	D	-									
ADD R5 ← R7, R4						F	D									

Register	Valid	Tag	Value
R1	1		1
R2	1		2
R3	1		2
R4	1		4
R5	0	d	
R6	1		6
<b>R7</b>	<b>1</b>		<b>8</b>
R8	1		8
R9	1		9
R10	0	c	
R11	0	y	

Register Alias Table

	Source 1			Source 2		
	V	Tag	Value	V	Tag	Value
a	1	~	2	1	~	4
b						
c	1	~	8	1	~	9
d	1	~	4	<b>1</b>	<b>~</b>	<b>8</b>

	Source 1			Source 2		
	V	Tag	Value	V	Tag	Value
x						
y	<b>1</b>	<b>~</b>	<b>8</b>	0	c	
z						
t						



# Out-of-order execution: Example



	Cycle	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
MUL R3 ← R1, R2	F	D	X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>	X <sub>4</sub>	X <sub>5</sub>	X <sub>6</sub>								
ADD R5 ← R3, R4		F	D	-	-	-	-	-								
ADD R7 ← R2, R6			F	D	X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>	X <sub>4</sub>								
ADD R10 ← R8, R9				F	D	X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>								
MUL R11 ← R7, R10					F	D	-	-								
ADD R5 ← R7, R4						F	D	-								

Register	Valid	Tag	Value
R1	1		1
R2	1		2
R3	1		2
R4	1		4
R5	0	d	
R6	1		6
R7	1		8
R8	1		8
R9	1		9
R10	0	c	
R11	0	y	

Register Alias Table

	Source 1			Source 2		
	V	Tag	Value	V	Tag	Value
a	1	~	2	1	~	4
b						
c	1	~	8	1	~	9
d	1	~	4	1	~	8

	Source 1			Source 2		
	V	Tag	Value	V	Tag	Value
x						
y	1	~	8	0	c	
z						
t						





# Out-of-order execution: Example

	Cycle	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
MUL	R3 ← R1, R2	F	D	X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>	X <sub>4</sub>	X <sub>5</sub>	X <sub>6</sub>							
<b>ADD</b>	<b>R5 ← R3, R4</b>		F	D	-	-	-	-	-	X <sub>1</sub>						
ADD	R7 ← R2, R6			F	D	X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>	X <sub>4</sub>							
ADD	R10 ← R8, R9				F	D	X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>							
MUL	R11 ← R7, R10					F	D	-	-							
ADD	R5 ← R7, R4						F	D	-							

Register	Valid	Tag	Value
R1	1		1
R2	1		2
R3	1		2
R4	1		4
R5	0	d	
R6	1		6
R7	1		8
R8	1		8
R9	1		9
R10	0	c	
R11	0	y	

Register Alias Table



# Out-of-order execution: Example



	Cycle	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
MUL R3 ← R1, R2	F	D	X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>	X <sub>4</sub>	X <sub>5</sub>	X <sub>6</sub>								
ADD R5 ← R3, R4		F	D	-	-	-	-	-	X <sub>1</sub>							
ADD R7 ← R2, R6			F	D	X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>	X <sub>4</sub>								
<b>ADD R10 ← R8, R9</b>				F	D	X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>	<b>X<sub>4</sub></b>							
MUL R11 ← R7, R10					F	D	-	-								
ADD R5 ← R7, R4						F	D	-								

Register	Valid	Tag	Value
R1	1		1
R2	1		2
R3	1		2
R4	1		4
R5	0	d	
R6	1		6
R7	1		8
R8	1		8
R9	1		9
R10	0	c	
R11	0	y	

Register Alias Table

	Source 1			Source 2		
	V	Tag	Value	V	Tag	Value
a	1	~	2	1	~	4
b						
c	1	~	8	1	~	9
d	1	~	4	1	~	8

	Source 1			Source 2		
	V	Tag	Value	V	Tag	Value
x						
y	1	~	8	0	c	
z						
t						







# Out-of-order execution: Example

	Cycle	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
MUL	R3 ← R1, R2	F	D	X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>	X <sub>4</sub>	X <sub>5</sub>	X <sub>6</sub>							
ADD	R5 ← R3, R4		F	D	-	-	-	-	-	X <sub>1</sub>						
ADD	R7 ← R2, R6			F	D	X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>	X <sub>4</sub>							
<b>ADD</b>	<b>R10 ← R8, R9</b>				F	D	X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>	<b>X<sub>4</sub></b>						
MUL	R11 ← R7, R10					F	D	-	-	-						
ADD	R5 ← R7, R4						F	D	-							

Register	Valid	Tag	Value
R1	1		1
R2	1		2
R3	1		2
R4	1		4
R5	0	d	
R6	1		6
R7	1		8
R8	1		8
R9	1		9
<b>R10</b>	<b>1</b>		<b>17</b>
R11	0	y	

	Source 1			Source 2		
	V	Tag	Value	V	Tag	Value
a	1	~	2	1	~	4
b						
c						
d	1	~	4	1	~	8

	Source 1			Source 2		
	V	Tag	Value	V	Tag	Value
x						
y	1	~	8	<b>1</b>	<b>~</b>	<b>17</b>
z						
t						



Register Alias Table

# Out-of-order execution: Example



	Cycle	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
MUL R3 ← R1, R2	F	D	X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>	X <sub>4</sub>	X <sub>5</sub>	X <sub>6</sub>								
ADD R5 ← R3, R4		F	D	-	-	-	-	-	X <sub>1</sub>							
ADD R7 ← R2, R6			F	D	X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>	X <sub>4</sub>								
ADD R10 ← R8, R9				F	D	X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>	X <sub>4</sub>							
MUL R11 ← R7, R10					F	D	-	-	-							
<b>ADD R5 ← R7, R4</b>						F	D	-	-							

Register	Valid	Tag	Value
R1	1		1
R2	1		2
R3	1		2
R4	1		4
R5	0	d	
R6	1		6
R7	1		8
R8	1		8
R9	1		9
<b>R10</b>	<b>1</b>		<b>17</b>
R11	0	y	

Register Alias Table

	Source 1			Source 2		
	V	Tag	Value	V	Tag	Value
a	1	~	2	1	~	4
b						
c						
d	<b>1</b>	<b>~</b>	<b>4</b>	<b>1</b>	<b>~</b>	<b>8</b>

	Source 1			Source 2		
	V	Tag	Value	V	Tag	Value
x						
y	1	~	8	<b>1</b>	<b>~</b>	<b>17</b>
z						
t						




# Out-of-order execution: Example

	Cycle	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
MUL	R3 ← R1, R2	F	D	X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>	X <sub>4</sub>	X <sub>5</sub>	X <sub>6</sub>							
ADD	R5 ← R3, R4		F	D	-	-	-	-	-	X <sub>1</sub>	X <sub>2</sub>					
ADD	R7 ← R2, R6			F	D	X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>	X <sub>4</sub>							
ADD	R10 ← R8, R9				F	D	X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>	X <sub>4</sub>						
MUL	R11 ← R7, R10					F	D	-	-	-	X <sub>1</sub>					
ADD	R5 ← R7, R4						F	D	-	-	X <sub>1</sub>					


Register	Valid	Tag	Value
R1	1		1
R2	1		2
R3	1		2
R4	1		4
R5	0	d	
R6	1		6
R7	1		8
R8	1		8
R9	1		9
R10	1		17
R11	0	y	

Register Alias Table

	Source 1			Source 2		
	V	Tag	Value	V	Tag	Value
a	1	~	2	1	~	4
b						
c						
d	1	~	4	1	~	8



	Source 1			Source 2		
	V	Tag	Value	V	Tag	Value
x						
y	1	~	8	1	~	17
z						
t						





# Out-of-order execution: Example

	Cycle	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
MUL R3 ← R1, R2		F	D	X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>	X <sub>4</sub>	X <sub>5</sub>	X <sub>6</sub>							
ADD R5 ← R3, R4			F	D	-	-	-	-	-	X <sub>1</sub>	X <sub>2</sub>					
ADD R7 ← R2, R6				F	D	X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>	X <sub>4</sub>							
ADD R10 ← R8, R9					F	D	X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>	X <sub>4</sub>						
MUL R11 ← R7, R10						F	D	-	-	-	X <sub>1</sub>					
<b>ADD R5 ← R7, R4</b>							F	D	-	-	<b>X<sub>1</sub></b>					

Register	Valid	Tag	Value
R1	1		1
R2	1		2
R3	1		2
R4	1		4
R5	0	d	
R6	1		6
R7	1		8
R8	1		8
R9	1		9
R10	1		17
R11	0	y	

Register Alias Table





# Out-of-order execution: Example

	Cycle	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
MUL R3 ← R1, R2	F	D	X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>	X <sub>4</sub>	X <sub>5</sub>	X <sub>6</sub>								
ADD R5 ← R3, R4		F	D	-	-	-	-	-	X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>					
ADD R7 ← R2, R6			F	D	X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>	X <sub>4</sub>								
ADD R10 ← R8, R9				F	D	X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>	X <sub>4</sub>							
MUL R11 ← R7, R10					F	D	-	-	-	X <sub>1</sub>	X <sub>2</sub>					
ADD R5 ← R7, R4						F	D	-	-	X <sub>1</sub>	X <sub>2</sub>					

Register	Valid	Tag	Value
R1	1		1
R2	1		2
R3	1		2
R4	1		4
R5	0	d	
R6	1		6
R7	1		8
R8	1		8
R9	1		9
R10	1		17
R11	0	y	

	Source 1			Source 2		
	V	Tag	Value	V	Tag	Value
a	1	~	2	1	~	4
b						
c						
d	1	~	4	1	~	8

	Source 1			Source 2		
	V	Tag	Value	V	Tag	Value
x						
y	1	~	8	1	~	17
z						
t						



Register Alias Table

# Out-of-order execution: Example

**ADD R5 ← R3, R4  
has no consumers!  
Dead code!**



	Cycle	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
MUL R3 ← R1, R2	F	D	X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>	X <sub>4</sub>	X <sub>5</sub>	X <sub>6</sub>								
<b>ADD R5 ← R3, R4</b>		F	D	-	-	-	-	-	X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>	<b>X<sub>4</sub></b>				
ADD R7 ← R2, R6			F	D	X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>	X <sub>4</sub>								
ADD R10 ← R8, R9				F	D	X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>	X <sub>4</sub>							
MUL R11 ← R7, R10					F	D	-	-	-	X <sub>1</sub>	X <sub>2</sub>					
ADD R5 ← R7, R4						F	D	-	-	X <sub>1</sub>	X <sub>2</sub>					

Register	Valid	Tag	Value
R1	1		1
R2	1		2
R3	1		2
R4	1		4
R5	0	d	
R6	1		6
R7	1		8
R8	1		8
R9	1		9
R10	1		17
R11	0	y	

Register Alias Table

	Source 1			Source 2		
	V	Tag	Value	V	Tag	Value
a	1	~	2	1	~	4
b						
c						
d	1	~	4	1	~	8

	Source 1			Source 2		
	V	Tag	Value	V	Tag	Value
x						
y	1	~	8	1	~	17
z						
t						



# Out-of-order execution: Example



	Cycle	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
MUL R3 ← R1, R2		F	D	X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>	X <sub>4</sub>	X <sub>5</sub>	X <sub>6</sub>							
ADD R5 ← R3, R4			F	D	-	-	-	-	-	X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>	X <sub>4</sub>			
ADD R7 ← R2, R6				F	D	X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>	X <sub>4</sub>							
ADD R10 ← R8, R9					F	D	X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>	X <sub>4</sub>						
MUL R11 ← R7, R10						F	D	-	-	-	X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>			
ADD R5 ← R7, R4							F	D	-	-	X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>			

Register	Valid	Tag	Value
R1	1		1
R2	1		2
R3	1		2
R4	1		4
R5	0	d	
R6	1		6
R7	1		8
R8	1		8
R9	1		9
R10	1		17
R11	0	y	

Register Alias Table

	Source 1			Source 2		
	V	Tag	Value	V	Tag	Value
a						
b						
c						
d	1	~	4	1	~	8

	Source 1			Source 2		
	V	Tag	Value	V	Tag	Value
x						
y	1	~	8	1	~	17
z						
t						





# Out-of-order execution: Example

	Cycle	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
MUL R3 ← R1, R2	F	D	X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>	X <sub>4</sub>	X <sub>5</sub>	X <sub>6</sub>								
ADD R5 ← R3, R4		F	D	-	-	-	-	-	X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>	X <sub>4</sub>				
ADD R7 ← R2, R6			F	D	X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>	X <sub>4</sub>								
ADD R10 ← R8, R9				F	D	X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>	X <sub>4</sub>							
MUL R11 ← R7, R10					F	D	-	-	-	X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>	X <sub>4</sub>			
<b>ADD R5 ← R7, R4</b>						F	D	-	-	X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>	<b>X<sub>4</sub></b>			

Register	Valid	Tag	Value
R1	1		1
R2	1		2
R3	1		2
R4	1		4
R5	0	d	
R6	1		6
R7	1		8
R8	1		8
R9	1		9
R10	1		17
R11	0	y	

	Source 1			Source 2		
	V	Tag	Value	V	Tag	Value
a						
b						
c						
d	1	~	4	1	~	8

	Source 1			Source 2		
	V	Tag	Value	V	Tag	Value
x						
y	1	~	8	1	~	17
z						
t						



Register Alias Table



# Out-of-order execution: Example



	Cycle	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
MUL R3 ← R1, R2	F	D	X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>	X <sub>4</sub>	X <sub>5</sub>	X <sub>6</sub>								
ADD R5 ← R3, R4		F	D	-	-	-	-	-	X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>	X <sub>4</sub>				
ADD R7 ← R2, R6			F	D	X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>	X <sub>4</sub>								
ADD R10 ← R8, R9				F	D	X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>	X <sub>4</sub>							
MUL R11 ← R7, R10					F	D	-	-	-	X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>	X <sub>4</sub>			
<b>ADD R5 ← R7, R4</b>						F	D	-	-	X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>	<b>X<sub>4</sub></b>			

Register	Valid	Tag	Value
R1	1		1
R2	1		2
R3	1		2
R4	1		4
<b>R5</b>	<b>1</b>		<b>4</b>
R6	1		6
R7	1		8
R8	1		8
R9	1		9
R10	1		17
R11	0	y	

Register Alias Table

	Source 1			Source 2		
	V	Tag	Value	V	Tag	Value
a						
b						
c						
d						

	Source 1			Source 2		
	V	Tag	Value	V	Tag	Value
x						
y	1	~	8	1	~	17
z						
t						





# Out-of-order execution: Example

	Cycle	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
MUL R3 ← R1, R2	F	D	X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>	X <sub>4</sub>	X <sub>5</sub>	X <sub>6</sub>								
ADD R5 ← R3, R4		F	D	-	-	-	-	-	X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>	X <sub>4</sub>				
ADD R7 ← R2, R6			F	D	X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>	X <sub>4</sub>								
ADD R10 ← R8, R9				F	D	X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>	X <sub>4</sub>							
MUL R11 ← R7, R10					F	D	-	-	-	X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>	X <sub>4</sub>	X <sub>5</sub>		
ADD R5 ← R7, R4						F	D	-	-	X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>	X <sub>4</sub>			

Register	Valid	Tag	Value
R1	1		1
R2	1		2
R3	1		2
R4	1		4
R5	1		4
R6	1		6
R7	1		8
R8	1		8
R9	1		9
R10	1		17
R11	0	y	

	Source 1			Source 2		
	V	Tag	Value	V	Tag	Value
a						
b						
c						
d						

	Source 1			Source 2		
	V	Tag	Value	V	Tag	Value
x						
y	1	~	8	1	~	17
z						
t						



Register Alias Table

# Out-of-order execution: Example



	Cycle	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
MUL R3 ← R1, R2	F	D	X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>	X <sub>4</sub>	X <sub>5</sub>	X <sub>6</sub>								
ADD R5 ← R3, R4		F	D	-	-	-	-	-	X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>	X <sub>4</sub>				
ADD R7 ← R2, R6			F	D	X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>	X <sub>4</sub>								
ADD R10 ← R8, R9				F	D	X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>	X <sub>4</sub>							
<b>MUL R11 ← R7, R10</b>					F	D	-	-	-	X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>	X <sub>4</sub>	X <sub>5</sub>	<b>X<sub>6</sub></b>	
ADD R5 ← R7, R4						F	D	-	-	X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>	X <sub>4</sub>			

Register	Valid	Tag	Value
R1	1		1
R2	1		2
R3	1		2
R4	1		4
R5	1		4
R6	1		6
R7	1		8
R8	1		8
R9	1		9
R10	1		17
R11	0	y	

Register Alias Table

	Source 1			Source 2		
	V	Tag	Value	V	Tag	Value
a						
b						
c						
d						

	Source 1			Source 2		
	V	Tag	Value	V	Tag	Value
x						
y	1	~	8	1	~	17
z						
t						



**y 136**

# Out-of-order execution: Example



	Cycle	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
MUL R3 ← R1, R2	F	D	X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>	X <sub>4</sub>	X <sub>5</sub>	X <sub>6</sub>								
ADD R5 ← R3, R4		F	D	-	-	-	-	-	X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>	X <sub>4</sub>				
ADD R7 ← R2, R6			F	D	X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>	X <sub>4</sub>								
ADD R10 ← R8, R9				F	D	X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>	X <sub>4</sub>							
<b>MUL R11 ← R7, R10</b>					F	D	-	-	-	X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>	X <sub>4</sub>	X <sub>5</sub>	<b>X<sub>6</sub></b>	
ADD R5 ← R7, R4						F	D	-	-	X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>	X <sub>4</sub>			

Register	Valid	Tag	Value
R1	1		1
R2	1		2
R3	1		2
R4	1		4
R5	1		4
R6	1		6
R7	1		8
R8	1		8
R9	1		9
R10	1		17
<b>R11</b>	<b>1</b>		<b>136</b>

Register Alias Table

	Source 1			Source 2		
	V	Tag	Value	V	Tag	Value
a						
b						
c						
d						

	Source 1			Source 2		
	V	Tag	Value	V	Tag	Value
x						
y						
z						
t						



← 136

y 136

# But: Long-latency operations + Control dependencies

Example:

	F	D	X	M	M	M	...	M	M	M	W				
LOAD R3 ← 0(R1)	F	D	X	M	M	M	...	M	M	M	W				
BEQ R2, R3, 40	F	D	stall	stall	stall	stall	...	stall	stall	stall	X	M	W		
ADD R4 ← R6, R7		F	D	stall	stall	stall	...	stall	stall	stall	stall	X	M	W	
MUL R5 ← R6, R8		F	D	stall	stall	stall	...	stall	stall	stall	stall	X	M	W	
ADD R7 ← R9, R9			F	stall	stall	stall	...	stall	stall	stall	stall	D	X	M	W
ADD R3 ← R6, R8			F	stall	stall	stall	...	stall	stall	stall	stall	D	X	M	W

Cache Miss

**Branch (BEQ) determines further instructions to execute!**

- BEQ cannot execute because its source register R3 is unavailable
- Out-of-order execution will not help...

Solution: **Speculative execution**

# Speculative execution

Predict outcome of branches + Execute instructions speculatively

- Learn from previous branch outcomes
- Increasingly sophisticated, including use of machine learning techniques

- Predictions may be wrong
- Need mechanism to recover in such cases

# Speculative execution: Implementation in a nutshell

- *Idea:*

Complete instructions out-of-order, but reorder them before making results visible to architectural state

- Key hardware data structure:

## Reorder buffer (ROB)

Buffers information about

**all instructions** that


have been **decoded**,

but have **not yet retired**.

...		
...		
LOAD R3 ← 0(R1)	...	← head
<b>BEQ R2, R3, 40</b>	...	
ADD R4 ← R6, R7	...	
MUL R5 ← R6, R8	...	
ADD R7 ← R9, R9	...	
ADD R3 ← R6, R8	...	← tail
...		
...		

# Speculative execution: Reorder Buffer

- When instruction is **decoded**, it reserves the next entry in the ROB
- When instruction **completes**, it writes result into ROB entry
- When instruction **oldest in ROB** and it has completed without exceptions, its result is moved to register file or memory
- When **misprediction** is detected, remove entries from ROB





# Challenges

Deeper pipelines and superscalar pipelines increase **potential parallelism**

But can we actually fill these pipelines?


*Challenges:*

- **Long-latency operations**, such as cache misses
- **Data dependencies** → **Out-of-order Execution**
- **Control dependencies** → **Speculative Execution**

# A peek at real-world microarchitectures: Sunny Cove (10th gen Intel Core microarchitecture, 2019)

## Sunny Cove

Diagram By Clamchowder




[Source: <https://chipsandcheese.com/2022/06/07/sunny-cove-intels-lost-generation/>]

# A peek at real-world microarchitectures: Sunny Cove (10th gen Intel Core microarchitecture, 2019)

## Sunny Cove

Diagram By Clamchowder




**In-order**  
Predecode (4 instructions/cycle)  
+  
Decode (5  $\mu$ ops/cycle)

# A peek at real-world microarchitectures: Sunny Cove (10th gen Intel Core microarchitecture, 2019)

## Sunny Cove

Diagram By Clamchowder



**Out-of-order Execution Engine**


- 10 parallel Execution Ports
- 352-entry Reorder Buffer
- (80+34+23+23)-entry Unified Reservation Stations

[Source: <https://chipsandcheese.com/2022/06/07/sunny-cove-intels-lost-generation/>]

# A peek at real-world microarchitectures: Sunny Cove (10th gen Intel Core microarchitecture, 2019)

## Sunny Cove

Diagram By Clamchowder



## Memory Hierarchy:

32 KB L1 Instruction Cache

32 KB L1 Data Cache

512-1280 KB L2 Cache

3 MB/core L3 Cache

2304 entry  $\mu$ op Cache

+ TLBs + ...

[Source: <https://chipsandcheese.com/2022/06/07/sunny-cove-intels-lost-generation/>]

# More Details

Abel and Reineke:

*uops.info: Characterizing Latency, Throughput, and Port Usage of Instructions on Intel Microarchitectures*  
ASPLOS 2019

<http://uops.info/>

Abel and Reineke:

*uiCA: Accurate Throughput Prediction of Basic Blocks on Recent Intel Microarchitectures*  
International Conference on Supercomputing 2022

<http://uica.uops.info/>

Filtering Options									
<input checked="" type="checkbox"/> Latency <input checked="" type="checkbox"/> Throughput <input checked="" type="checkbox"/> Number of Uops <input checked="" type="checkbox"/> Port Usage									
<input type="checkbox"/> Conroe <input type="checkbox"/> Wolfdale <input type="checkbox"/> Nehalem <input type="checkbox"/> Westmere <input type="checkbox"/> Sandy Bridge <input type="checkbox"/> Ivy Bridge <input type="checkbox"/> Haswell <input type="checkbox"/> Broadwell <input type="checkbox"/> Skylake <input type="checkbox"/> Skylake-X <input type="checkbox"/> Kaby Lake <input type="checkbox"/> Coffee Lake <input type="checkbox"/> Cannon Lake <input type="checkbox"/> Cascade Lake <input type="checkbox"/> Ice Lake <input type="checkbox"/> Tiger Lake <input type="checkbox"/> Rocket Lake <input checked="" type="checkbox"/> Alder Lake-P <input type="checkbox"/> Bonnell <input type="checkbox"/> Airmont <input type="checkbox"/> Goldmont <input type="checkbox"/> Goldmont Plus <input type="checkbox"/> Tremont <input checked="" type="checkbox"/> Alder Lake-E <input type="checkbox"/> Zen+ <input type="checkbox"/> Zen 2 <input type="checkbox"/> Zen 3									
<input checked="" type="checkbox"/> Measurements <input type="checkbox"/> IACA 2.1 <input type="checkbox"/> IACA 2.2 <input type="checkbox"/> IACA 2.3 <input type="checkbox"/> IACA 3.0 <input checked="" type="checkbox"/> Documentation									
<input checked="" type="checkbox"/> Base <input type="checkbox"/> AES <input type="checkbox"/> AVX <input type="checkbox"/> AVX2 <input type="checkbox"/> AVX512 <input type="checkbox"/> BMI <input type="checkbox"/> FMA <input type="checkbox"/> MMX <input type="checkbox"/> SSE <input type="checkbox"/> X87 <input type="checkbox"/> Others									
Search: <input type="text"/> Show <input type="text" value="100"/> entries <input type="checkbox"/> Hide empty rows <input type="button" value="Copy"/> <input type="button" value="CSV"/> <input type="button" value="Excel"/> <input type="button" value="PDF"/> <input type="button" value="Print"/> <input type="button" value="URL"/>									
Alder Lake-P				Alder Lake-E					
Measurements				Measurements					
Lat	TP	Uops	Ports	Lat	TP	Uops	Ports		
1	0.50 / 0.50	1 / 1	1*p06	[1:2]	0.50	1			
1	0.50 / 0.50	1 / 1	1*p06	[1:2]	0.50	1			
1	0.50 / 0.50	1 / 1	1*p06	[1:2]	0.50	1			
1	0.50 / 0.50	1 / 1	1*p06	[1:2]	0.50	1			
[2:≤12]	0.50 / 0.84	4 / 5	1*p0156B+1*p06+1*p23A+1*p49+1*p78	[0:≤6]	0.54	1			
[2:≤12]	0.50 / 0.87	4 / 5	1*p0156B+1*p06+1*p23A+1*p49+1*p78	[0:≤4]	0.50	1			
[2:≤12]	0.50 / 0.84	4 / 5	1*p0156B+1*p06+1*p23A+1*p49+1*p78	[0:≤6]	0.50	1			
add rax, qword ptr [rsi]	{2,3}	2	Q I D E R						
adc rax, qword ptr [rsi+rbx*1]	{0,1,5,6}	5	Q I D E R						
	{2,3}	3	Q I D E R						
	{0,6}	6	Q I D E R						
	{0,6}	0	Q I D E R						
	{1}	1	Q I D E R						
	{6}	6	Q I D E R						
fffffffec	-	-							
d ptr [rsi]	{2,3}	2	Q I D E R						
	{0,1,5,6}	1	Q I D E R						
d ptr [rsi+rbx*1]	{2,3}	3	Q I D E R						
	{0,6}	6	Q I D E R						
	{0,6}	0	Q I D E R						
	{1}	1	Q I D E R						
	{6}	6	Q I D E R						
fffffffec	-	-							
d ptr [rsi]	{2,3}	2	Q I D E R						
	{0,1,5,6}	0	Q I D E R						
d ptr [rsi+rbx*1]	{2,3}	3	Q I D E R						
	{0,6}	0	Q I D E R						
shld rcx, rcx, 0x1	{0,6}	0	Q I D E R						
shld rcx, rdx, 0x2	{1}	1	Q I D E R						
dec r15	{6}	6	Q I D E R						
jnz 0xfffffffffffffec	-	-							