## Instruction Set Architecture at the Example of MIPS

Becker/Molitor, Chapter 10 treats a similar but not identical system. We follow the American book "Digital design and computer architecture" by Harris and Harris, 2013.
Here, Chapters 6 and 7 are particularly relevant.

Jan Reineke<br>Universität des Saarlandes

## Abstraction layers in computer systems



## Overview: Architecture vs Microarchitecture

- Instruction set architecture (also simply: architecture)
= set of instructions, their encoding and semantics
= „What" a computer computes
For example: x86, ARM
- Microarchitecture
= concrete implementation of an instruction set in hardware
= „How" a computer works
For example: Intel Skylake, AMD Zen 3 (both x86), Apple M1 (ARM)


## Overview: Architecture vs Microarchitecture

An instruction set architecture can be implemented by many different microarchitectures:
$\rightarrow$ e.g. AMD and Intel processors implement x86 instruction sets
$\rightarrow$ new microarchitectures do not require new compiler, nor a new operating system

## Assembly and machine language

Assembly language $=$ textual representation of instructions

Assembler + Linker

Machine language $=$ binary representation executed by a computer

## MIPS instruction set

In the following:
A brief overview of the MIPS instruction set.

## Logical state of MIPS instruction set

State is completely determined by:

- Program counter (PC)
- Register file consists of 32 registers, (Reg)
- Memory (Mem)


## Logical execution of a machine program

```
PC := 0
while (true) {
        instruction = Mem[PC]
        (PC, Reg, Mem) :=
            execute(instruction, PC, Reg, Mem)
}
```

Three types of instructions:

1. Arithmetic and logic instructions
2. Memory instructions
3. Jump and branch instructions

## Arithmetic and logic instructions (immediate)

Arithmetic instructions perform arithmetic and logic operations on registers
Immediate instructions employ immediate addressing.
Examples:

## Comment

slt(i) $\$ t 1, \$ s 2,100 \#$ if $(\$ s 2<100)$ then $\$ t 1=1$
else $\$ t 1=0$
add(i) $\$ t 1, \$ s 2,100 \# \$ t 1=\$ s 2+100$
„immediate"
Register $\$ \mathrm{t} 1$ contains the value of $\$ \mathrm{~s} 2+100$ in two's complement.

## Arithmetic and logic instructions

 (register)Arithmetic instructions perform arithmetic and logic operations on registers
Register instructions employ register addressing. All operands are register contents.
Examples:

$$
\begin{gathered}
\text { add } \$ s 1, \$ s 2, \$ s 3 \quad \begin{array}{c}
\# \$ s 1=\$ s 2+\$ s 3 \\
\text { slt } \$ s 1, \$ s 2, \$ s 3 \\
\text { \# if }(\$ s 2<\$ s 3) \text { then } \$ s 1=1 \\
\text { else } \$ s 1=0 \\
\text { and } \$ s 1, \$ s 2, \$ s 3 \\
\# \$ s 1=\$ s 2 \& \$ s 3 \\
\text { Bitwise logical AND }
\end{array} \\
\end{gathered}
$$

## MIPS registers

| Name | Register number | Usage |
| :---: | :---: | :---: |
| \$0 | 0 | the constant value 0 |
| \$at | 1 | assembler temporary |
| \$v0-\$v1 | 2-3 | Function return values |
| \$a0-\$a3 | 4-7 | Function arguments |
| \$t0-\$t7 | 8-15 | temporaries |
| \$s0-\$s7 | 16-23 | saved variables |
| \$t8-\$t9 | 24-25 | more temporaries |
| \$k0-\$k1 | 26-27 | OS temporaries |
| \$gp | 28 | global pointer |
| \$sp | 29 | stack pointer |
| \$fp | 30 | frame pointer |
| \$ra | 31 | Function return address |

## Memory instructions

Memory instructions move data between memory and registers. They employ base addressing.

Examples:

$$
\begin{array}{lll}
\text { lw } \$ t 0,100(\$ s 2) & \# \text { \$t0 }=\text { Mem }[100+\$ s 2] \\
\text { sw } \$ t 0, & 100(\$ s 2) & \# \operatorname{Mem}[100+\$ s 2]=\$ t 0
\end{array}
$$

## Memory organization

Memory is byte-addressable, i.e., each byte can be addressed separately Registers store words:
-1 byte $=8$ bit
-1 word $=4$ bvte $=32$ bit


Word access must be correctly aligned.

## Jump and branch instructions

... alter the control flow of a program.

Two types:

- Jump instructions
- Branch instructions


## Jump instructions

Jumps modify the program counter in any case.

Jump instructions employ either

- pseudodirect addressing ( $j, ~ j a l$ ) or
- register addressing (jr, jalr).


## Jump instructions

## Examples:

$$
\begin{aligned}
& \text { jr \$ra } \\
& \text { j Label1 } \\
& \text { jal Label2 }
\end{aligned}
$$

```
# PC = $ra (next instruction
    is at Mem[$ra])
# go to Label1
# $ra = PC+4 ; go to Label2
```

CABELT: addí
The instructions modify the program counter.
As instructions in MIPS always occupy an entire word,
but memory is byte-addressed, the two least significant bits of the register with the jump address always have to be 0 .

## Branch instructions

Branch instructions modify the program counter only if a condition is satisfied.

Branch instructions (beq, bne) employ PC-relative addressing.

## Branch instructions

## Examples:

 beq \$s1, \$s2, Label3 \# if (\$s1=\$s2) then go to Label3 bne \$s1, \$s2, Label4 \# if (\$s1!=\$s2) then go to Label4
## Summary: MIPS assembler



System Architecture, Jan Reineke

## Instruction encoding

- Instruction encoding refers to the encoding of instructions in machine words.
- MIPS uses a fixed-length 32-bit encoding of all instructions (this is unlike, e.g. x86)
- We distinguish three types I, J and R:



## Instruction encoding

| Abbreviation | Meaning |
| :--- | :--- |
| I | immediate |
| J | jump |
| R | register |
| op | 6-bit encoding of the operation |
| rs | 5-bit encoding of a source register |
| rt | 5-bit encoding of a source or target register |
| immediate | 16-bit immediate value |
| target | 26-bit jump target |
| rd | 5-bit encoding of the target register |
| shamt | 5-bit encoding of "shift amount" |
| funct | 6-bit encoding of the function |


\section*{Example of instruction ${ }^{\text {Tpee }}$ <br> Type J $\quad$| 31 | 26 |  |  |
| :---: | :---: | :---: | :---: |
| op | target |  |  | encoding}

Converting 00af8020 hex into an assembly instruction:

- Binary represent.: 00000000101011111000000000100000
- Decoding the instruction type: Type R, because $o p=000000$
- Division of the binary representation

| op | rs | rt | rd | shamt | funct |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 000000 | 00101 | 01111 | 10000 | 00000 | 100000 |

- Result: add \$s0, \$a1, \$t7


## Addressing modes

Addressing modes are used to determine required data in an instruction:

- as operands of, e.g., arithmetic operations,
- as jump or branch targets.


## MIPS addressing modes

- Immediate addressing: The operand is a constant in the instruction.
- Register addressing: The operand is the value of a register.
- Base addressing: The operand is a memory value whose address is determined by the sum of a register value and a constant in the instruction.
- PC-relative addressing: The new program counter is the sum of the program counter $(\mathrm{PC}+4)$ and a constant in the instruction.
- Pseudodirect addressing: The new program counter is determined from a constant ( 26 bit ) and the 4 most-significant bits of the old program counter (PC+4).


## Addressing modes

1. Immediate addressing

| op | rs | rt | Immediate |
| :--- | :--- | :--- | :--- |

2. Register addressing

3. PC-relative addressing

4. Pseudodirect addressing

5. In which order are words stored in the bytes of memory?
$\rightarrow$ "little endian" vs "big endian"
6. Binary numbers are interpreted as unsigned (e.g. multu) or signed (e.g. mult).
7. Binary numbers of different bit widths are added up
$\rightarrow$ need sign extension

## Data formats

The following data formats are defined:

- Byte (8 bit)
- Half-word (16 bit)
- Word (32 bit)

MIPS allows to switch between little and big endian.

MIPS uses both "little endian" and "big endian".
Following "big endian" we have:
The most significant byte of a word is at its smallest address.
A word is addressed with the byte address of its smallest address (i.e. with its most significant byte).

## Data formats

The following data formats are defined:

- Byte (8 bit)
- Half-word (16 bit) x86 uses little-endian
- Word (32 bit)

MIPS uses both "little endian" and "big endian".

Following "little endian" we have:
The least significant byte of a word is at its smallest address.
A word is addressed with the byte address of its smallest address byte (i.e. with its least significant byte).

## Little vs big endian in daily life

## Data: <br> 10. Juni 2021

$\rightarrow$ little endian

Time of day:
8:30 o'clock
$\rightarrow$ big endian

Numbers:
235 (read from left to right)
235 (read from right to left, in Arabic)
zweihundertfünfunddreißig
$\rightarrow$ big endian
$\rightarrow$ little endian
$\rightarrow$ mixed endian

## Data formats

## Example "big endian":

-Program:
addi $\$ t 1, \$ t 0,1$ sll \$t5, \$t1, 2

- Program memory:

Address of the instruction sll \$t5 \$t1 2

Address of the instruction $00400001_{16}$
-0040000016 addi $\$$ t1 $\$$ t0 1

## Data formats: Sign extension

Numbers in MIPS are either interpreted as unsigned or signed in two's complement:

- An $n$-bit unsigned binary number has the value:

$$
B=\left\langle d_{n-1} \ldots d_{0}\right\rangle=\sum_{i=0}^{n-1} d_{i} \cdot 2^{i}
$$

- The extension into an unsigned binary is achieved by padding with zeroes:

$$
\left\langle 0 \ldots 0 d_{n-1} \ldots d_{0}\right\rangle=\sum_{i=0}^{m-1} d_{i} \cdot 2^{i}=\sum_{i=n}^{m-1} 0 \cdot 2^{i}+\sum_{i=0}^{n-1} d_{i} \cdot 2^{i}=B
$$

## Data formats: Sign extension

An signed $n$-bit binary number is represented in two's complement and has the following value:

$$
B=\left[d_{n-1} \ldots d_{0}\right]_{2}=-d_{n-1} \cdot 2^{n-1}+\sum_{i=0}^{n-2} d_{i} \cdot 2^{i}
$$

Brainstorming:
How can a signed $n$-bit binary number be extended into an m-bit binary number?

## Data formats: Sign extension

An signed n -bit binary number is represented in two's complement and has the following value:

$$
B=\left[d_{n-1} \ldots d_{0}\right]_{2}=-d_{n-1} \cdot 2^{n-1}+\sum_{i=0}^{n-2} d_{i} \cdot 2^{i}
$$

The extension into an m-bit binary number is achieved by padding with the most-significant bit:
$\left[d_{n-1} \ldots d_{n-1} d_{n-1} \ldots d_{0}\right]_{2}=-d_{n-1} \cdot 2^{m-1}+\sum_{i=n-1}^{m-2} d_{n-1} \cdot 2^{i}+\sum_{i=0}^{n-2} d_{i} \cdot 2^{i}=B$

## Data formats

Example: register contents:

$$
r 1=0 . .0001, r 2=0 . .0010, r 3=1 . .1111
$$

Assembler instructions:

```
slt r4,r2,r1 # if (r2<r1) then r4=1 else r4=0
slt r5,r3,r1 # if (r3<r1) then r5=1 else r5=0
sltu r6,r2,r1 # if (r2<r1) then r6=1 else r6=0
sltu r7,r3,r1 # if (r3<r1) then r7=1 else r7=0
```

"set less than"
"unsigned"

## Quiz: <br> Which values do $r 4, r 5, r 6$, and $r 7$ take?

